


Oct 2023

A Deep Dive into DPU Computing – Addressing HPC Performance Bottlenecks










PLATFORM

ACCELERATION LIBRARIES

SYSTEM SOFTWARE


HARDWARE











Quantum Platform




NVIDIA Quantum-2 400G In-Network Computing



QUANTUM-2 SWITCH

64-Ports of 400 Gbps or 128-Ports of 200 Gbps

SHARPv3 Data Reductions



CONNECTX-7 INFINIBAND

16 Core / 256 Threads Datapath Accelerator Full Transport Offload and Telemetry Hardware-Based RDMA / GPUDirect MPI Tag Matching and All-to-All

Hardware Gather/Scatter




BLUEFIELD-3 INFINIBAND

- 16 Arm 64-Bit Cores
 - 16 Core / 256 Threads Datapath Accelerator
 - ConnectX Networking
 - DDR memory interface
 - MPI and NCCL Accelerations
 - **Computational Storage**
 - Security Engines




SOFTWARE DEFINED NETWORKING



Data Center on a Chip

16 Arm 64-Bit Cores 16 Core / 256 Threads Datapath Accelerator ConnectX InfiniBand / Ethernet DDR memory interface PCle switch

BlueField Data Processing Unit




BlueField Infrastructure **Compute Platform**



SOFTWARE DEFINED STORAGE







BlueField-2

Network Bandwidth	200Gb/s
RDMA max msg rate	215Mpps
Compute Cores	8
Compute	SPECINT2K17: 9.8
Memory Bandwidth	17GB/s
NVMe SNAP	5.4M IOPs @ 4KB

BlueField System on a Chip

BlueField-3

400Gb/s

370Mpps


16

SPECINT2K17: 42

80GB/s

10M IOPS @ 4KB

ORCHESTRATION	
MANAGEMENT	
TELEMETRY	
	1 Manual 1





NVIDIA Quantum-2 InfiniBand Switch

	Quantum-2
Network Speed	400Gb/s
Network Protocols	InfiniBand
In-Network Computing	SHARPv3
Radix	Basic system: 64
2 switch Fat Tree Size	2048 ports
3 switch Fat Tree Size	65,536 ports
Switch Latency	210ns


Connectivity

DAC / Transceivers



NCCL All Reduce Performance with InfiniBand SHARP InfiniBand SHARP maintains high bandwidth on large scale reaching up to 2x advantage

BusBW (G	(GB/s)									
100	150				200				250	
	N16n128	•••N16n128	N32n25	•••N32n25	 N64n512	•••N64n51	N128n10	•••N128n10		




Message size (MiB)


1024 2048 4096 8192 16384



In-Network Computing to Solve Performance Bottlenecks

Overlapping





In-Network Computing Asynchronous Progress (Compute – Communication Overlap)




In-Network Computing and DPU Synchronization

In-Network Computing Infrastructure Processing









Adaptive Performance Isolation



BlueField Design Considerations

- Asynchronous with respect to the compute engines
- - Requires work sharing
- » DPU have targeted acceleration engines
- Host and DPU need to be "in sync"
- Network access
 - Source/destination of network traffic

 - Agnostic to they type of compute host
- BlueField enhancements

At least one order of magnitude less compute capabilities than the compute complex Selective as to how much work to provide, so as not to become the bottleneck

DPU cores may be less powerful computationally with respect to the host compute engines

Can post network requests on behalf of memory locations that are host-resident

Work requests can be posted on behalf of memory that is host-resident – Cross-GVMI memory keys Some optimized data paths between the host and the BlueField – GGA




BlueField Design Considerations – Cont'ed

- » Possess memory bandwidth independent of that of the host
 - proposition


Selectively use this memory resource to supplement what is available in the compute complex – not an all or none

Source of the second second



High Level System Components from Software's Perspective


- Host paired with local DPU
- Local DPU runs service processes (SP)
 - Each local user process (such as MPI process) has a service process that it is pair with
 - Each service process serves multiple local processes
 - Algorithm is split between host and DPU
 - Blocking and nonblocking may have different split
- Hosts and SP's may communicate with other hosts and/or SP's
- Cross-GVMI (XGVMI) The DPU can initiates RDMA operations on behalf of host resident memory
 - DPU memory is involved only if the data originates from or is targeted to DPU memory





📀 NVIDIA


Offloading and Accelerating Data Exchange Example An Element of Collective Algorithm



Receiver: Rank 1



OSU Alltoallv 1 PPN, Size = 128 KB




Altoally Latency

OSU Alltoallv 32 (full) PPN, Size = 128 KB








OSU lalltoallv 1 PPN, Size = 128 KB 1400000 1200000 1000000 (ns) 800000 Latency 00009 00000 400000 200000 0 16

iAlltoally latency

32


OSU Ialltoallv 32 (full) PPN, Size = 128 KB



NVIDIA.


iAlltoally compute/communication overlap





OSU Ialltoallv 32 (full) PPN, Size = 128 KB





Performance Isolation





