## **Performance Optimization of ECTrans on AMD GPUs**

Paul Mullowney Data Center GPU Center of Excellence AMD 20th ECMWF Workshop in HPC in Meteorology October 11, 2023


#### Agenda

- AMD GPUs
- ECTrans
- AMD profiling tools
- Optimizing ECTrans on AMD GPUs
- Prospects on upcoming architectures
- Summary




# AMD INSTINCT MI250X

#### WORLD'S FIRST EXASCALE GPU







#### **AMD – ECMWF Collaboration**

- Started in early 2023 : Objectives
  - Help improve the performance of the existing OpenMP<sup>®</sup> (and OpenACC) offloading implementation in critical codes like ECTrans/CloudSC
  - Build enough knowledge of the code bases to effectively help the porting to next generation devices
  - The vast majority of the porting work was done by ECMWF team
- Why OpenMP®
  - Internal AMD Fortran compiler development currently focuses on OpenMP<sup>®</sup>
    - Performance Portable and Productivity
    - AMD has not prioritized OpenACC
  - HPE Cray has been supporting both OpenACC and OpenMP<sup>®</sup> in their Fortran compiler
    - Same backend for OpenMP<sup>®</sup>/OpenACC accelerated code
  - Managed memory single address space (XNack)
    - · Elimination of data movement pragmas

## **AMD Profilers**

RO	C-profiler (rocprof)		Omni <b>tr</b> a	ace		Omni <b>per</b>	f
Hardware Counters	Raw collection of GPU counters and tracesCounter collection with user input filesCounter results printed to a CSV	Trace collection	Compreher CPU	nsive trace collection GPU	Performance Analysis	Automated collectior Analysis	n of hardware counters Visualization
Traces and timelines	Trace collection support for CPU copy HIP API HSA API GPU Kernels	Supports	CPU copy HIP A OpenMP® MPI	PI HSA API GPU Kernels Kokkos p-threads multi-GPU	Supports	Speed of Memory Light chart	Rooflines Kernel comparison
Visualization	Traces visualized with Perfetto	Visualization	Traces visu	alized with Perfetto	Visualization	With Grafana o	r standalone GUI
	A         B         C         D         E           1         Name         Calls         Totalbura, AverageMicHercentage           1         Name         80         2.42E+10         3.25E+08         44.14872           1         Name         87         7.76Er08         8222650         10.64953           1         Name         87         7.76Er08         8223626         10.64953           1         Natifier         87         7.05E+008         47006288         1.805515           1         hipMemcpy         41         8.11E+08         19791876         1.13161           1         hipMemcpy         41         8.11E+08         19791876         1.13161           1         hipMemcpy         2         1.1842080288         31290417         0.068625           1         hipMemset         2         1.184216         0.020828         1.13161	Meth-biology not 2072(2)      Meth-biology 2072(2)      Meth-biology 2072(2)      Meth-biology 2072(2)      Prol (Fragency (5) 134      Prol (Fragency (5) 144      P			Wave Occupancy	LDS Vector L1 Cache Marco Scalar L10 Cache Scalar L10 Cache	L2 Cache
	21         hipGetDevicePropertie         47         51808         1102         7.11E-05           22         hipGetDevice         64         11611         181         1.59E-05           23         hipGetDevice         1         401         401         5.50E-07           24         hipGetDeviceCount         1         220         2.20         3.02E-07	Direction	Connected Silce ID 2736	Connected Silos Name vol Kokkac: Depenmental implihig, parallel, Jaurch, constant, memory-Kokkoc: 1 mpl:Parallaffor-Cacif oracif fordetect(Domandk) (lambda(m(1/1)), Kokkac: Support (workdas: Csperimental 340%), Kokkac: Experimental 340% ×()			

20<sup>th</sup> ECMWF Workshop on High Performance Computing, Bologna, Italy, October 2023

#### **AMD Profilers/References**

AMD Develops several profiling tools to suit different needs <u>AMD Lab Notes – Profilers</u>

- <u>ROC-profiler</u>
  - Low level API for detailed kernel performance breakdowns.
  - Can be used with <u>ROC-tracer/ROC-TX</u> libraries to collect application timeline traces and User Annotated Code Regions
- <u>Omniperf</u>
  - High level interface to detailed kernel performance breakdowns using a wide range of hardware counters
  - Web-based GUI or command line interface (CLI)
  - Open-source project and not an official part of the <u>ROCm</u> stack. Users feedback, contributions, and <u>issue</u> submission are encouraged.
- Omnitrace
  - Comprehensive profiling tool for profiling/tracing tool for parallel application
  - Ideal tool for characterizing where optimization would have the greatest impact on the end-to-end execution of the application and/or viewing what else is happening on the system during a performance bottleneck

## A Deeper Dive into ECTrans with ROC Profiler

#### • ECTrans with ROC-TX tracing

- Raw implementation that is currently NOT portable
- Refactor underway to fix portability and reduce invasiveness of the change
  - · Intercept GSTATS calls to include device specific tracing
- ROC profiler

rocprof --roctx-trace --hip-trace --stats

-o output.csv EXE ARGS

EXE : ectrans-benchmark-gpu-sp ARGS : -n 10 --vordiv --truncation 159 --nlev 137 -norms --roctx-trace : trace roctx API calls --hip-trace : trace the HIP API calls --stats : lists top kernels in output.stats.csv


```
MODULE hip profiling
 INTERFACE
    SUBROUTINE roctxMarkA(message) BIND(c, name="roctxMarkA")
     USE ISO_C_BINDING, ONLY: C_CHAR
     IMPLICIT NONE
      CHARACTER(C_CHAR) :: message(*)
    END SUBROUTINE roctxMarkA
    FUNCTION roctxRangePushA(message) BIND(c, name="roctxRangePushA")
     USE ISO C BINDING, ONLY: C INT,&
          C CHAR
      IMPLICIT NONE
     INTEGER(C INT) :: roctxRangePushA
     CHARACTER(C_CHAR) :: message(*)
    END FUNCTION roctxRangePushA
    SUBROUTINE roctxRangePop() BIND(c, name="roctxRangePop")
     IMPLICIT NONE
    END SUBROUTINE roctxRangePop
 END INTERFACE
END MODULE hip profiling
USE hip profiling
                        ,ONLY : roctxRangePushA,&
                                 roctxRangePop,&
                                 roctxMarkA
USE iso c binding
                         ,ONLY : c null char
INTEGER :: ret
ret = roctxRangePushA("NAME"//c_null_char)
! CODE TO PROFILE
CALL roctxRangePop()
CALL roctxMarkA("NAME"//c null char)
```

together we advance\_

7

#### **Zeroth Order Optimizations**

- Can visualize the traced timeline *output.json* in <u>Perfetto</u>
- Prior to commit <u>9afc482</u>, one GPU kernel was dominant in the OpenMP<sup>®</sup> implementation



20th ECMWF Workshop on High Performance Computing, Bologna, Italy, October 2023

together we advance\_


[Public]

#### **Zeroth Order Optimizations**

Simple fix to the OMP kernel launch fixes the performance problem!

```
!$OMP TARGET DATA MAP(ALLOC:PAOA,PSOA,D_MYMS,D_NPROCL,D_NSTAGT0B,D_NPNTGTB1,G_NDGLU,FOUBUF_IN)
$0MP TARGET TEAMS DISTRIBUTE PARALLEL DO COLLAPSE(2) DEFAULT(NONE) PRIVATE(KM,ISL,IPROC,ISTAN,IGLS,IPROCS,ISTAS) &
!$OMP&
            SHARED(D_NUMP,D_MYMS,R_NDGNH,G_NDGLU,D_NPROCL,D_NSTAGT0B,D_NPNTGTB1,KFIELD,R_NDGL,FOUBUF_IN,PAOA,PSOA)
DO KMLOC=1,D NUMP
 DO JFLD=1,2*KFIELD
   KM = D MYMS(KMLOC)
   ISL = MAX(R NDGNH-G NDGLU(KM)+1,1)
   DO JGL=ISL, R NDGNH
      IPROC = D NPROCL(JGL)
     ISTAN = (D NSTAGTØB(IPROC) + D NPNTGTB1(KMLOC, JGL))*2*KFIELD
     IGLS = R NDGL+1-JGL
     IPROCS = D NPROCL(IGLS)
     ISTAS = (D NSTAGT0B(IPROCS) + D NPNTGTB1(KMLOC,IGLS))*2*KFIELD
     FOUBUF_IN(ISTAN+JFLD) = PAOA(JFLD, JGL, KMLOC)+PSOA(JFLD, JGL, KMLOC)
     FOUBUF IN(ISTAS+JFLD) = PSOA(JFLD, JGL, KMLOC) - PAOA(JFLD, JGL, KMLOC)
   ENDDO
  ENDDO
ENDDO
```





## [Public] CRAY\_ACC\_DEBUG=3 : Pre Fix

ACC: Start kernel asre1b\$asre1b_mod_\$ck_L93_1_cce\$noloop\$form async(auto) from//.autofs/n ACC: flags: CACHE_MOD CACHE_FUNC AUTO_ASYNC ACC: mod cache: 0x63b1c0 ACC: kernel cache: 0x5d7740 ACC: async info: 0x7ffecf85c890 ACC: arguments: GPU argument info	ccs-svm1_home1/mullowne/ecmwf/ectrans-amdgpu/src/trans/gpu/internal/asre1b_mod.F90:93
ACC: param size: 304 ACC: param pointer: 0x7ffffffe6120 ACC: blocks: 1 ACC: threads: 256 ACC: event 1d: 0 ACC: using cached module ACC: getting function asrelb\$asre1b_mod_\$ck_L93_1_cce\$noloop\$form ACC: stats threads=1024 threadblocks per cu=4 shared=0 total shared=0 ACC: prefer equal shared memory and L1 cache ACC: kernel information ACC: num registers : 34 ACC: max theads per block : 1024 ACC: shared size : 0 bytes ACC: const size : 0 bytes ACC: local size : 0 bytes ACC: launching kernel new ACC: caching function ACC: End kernel	Only 1 GPU Block! Not enough work to keep the device busy!

#### CRAY\_ACC\_DEBUG=3 : Post Fix

CC: mod cache: 0x63b1c0 CC: kernel cache: 0x5d7740 CC: async info: 0x7ffecf85c890	
CC: arguments: GPU argument info	
ACC: param size: 304	
ACC: param pointer: 0x7fffffe69a0	Far more exposed
ACC: blocks: 515 ACC: threads: 256	
ACC: event id: 0	parallalism ofter adding
ACC: using cached module	parallelism after adding
ACC: getting function asre1b\$asre1b mod_\$ck_L93_1_cce\$noloop\$form	
ACC: stats threads=1024 threadblocks per cu=4 shared=0 total shared=0	the COLLAPSE(2)!
ACC: prefer equal shared memory and L1 cache	
ACC: kernel information	
ACC: num registers : 25	
ACC: max theads per block : 1024	
ACC: shared size : 0 bytes	
ACC: const size : 0 bytes	
ACC: local size : 0 bytes	
ACC :	
ACC: launching kernel new	
ACC: caching function	
ACC: End kernel	

## **Omniperf Analysis**

- Client-side Installation
- Profile

```
omniperf profile -n PROFILE_NAME EXE ARGS
PROFILE_NAME : directory for storing the name of the profile.
./workloads/PROFILE_NAME/mi200/
```

```
EXE : ectrans-benchmark-gpu-sp
```

```
ARGS : -n 10 --vordiv --truncation 159 --nlev 137 -norms
```

Will take a while to run because detailed profiles are done for ALL performance counters

<u>Analysis</u>

```
omniperf analyze -p workloads/PROFILE_NAME/mi200/ -b 1 (2, 3, ...) -k 0 (1, 2, ...)
-b (a.k.a -metric)
```

- 1 : lists system info
- 2 : Speed-of-light measurements
- -k specifies a kernel id. 0 being the most expensive followed by 1, 2, ...

## **Omniperf CLI : Top Kernels (Pre ASRE1B Fix)**

omniperf analyze -p workloads/original/mi200/ -b 2 -k 0

	KernelName	Count	Sum(ns)	Mean(ns)	Median(ns)	Pct	s
0	asre1b\$asre1b_mod_\$ck_L93_1_cce\$noloop\$f orm.kd	10.00	3878724211.00	387872421.10	390414796.00	77.82	*
1	<pre>void mul_device_I_I<hip_vector_type, (ca="" false="" llbacktype)0,="">(unsigned long, unsi gned long, unsigned long, unsigned lo</hip_vector_type,></pre>	8400.00	248878409.00	29628.38	26720.00	4.99	
2	ftdir\$ftdir_mod_\$ck_L132_4.kd	10.00	91867322.00	9186732.20	9190700.00	1.84	
3	<pre>void real2complex_kernel<hip_vector_type (callbacktype)0,="" ,="" 1u="">(unsigned int, uns igned int, unsigned int, unsigned int</hip_vector_type></pre>	3200.00	76947400.00	24046.06	29440.00	1.54	
4	<pre>void complex2real_kernel<hip_vector_type (callbacktype)0,="" ,="" 1u,="" false="">(unsigned i nt, unsigned int, unsigned int, unsig</hip_vector_type></pre>	3200.00	71934891.00	22479.65	27840.00	1.44	
5	<pre>void hermitian2complex_kernel<hip_vector (callbacktype)0,="" 1u="" _type,="">(unsigned int , unsigned int, unsigned int, unsigne</hip_vector></pre>	3200.00	58758117.00	18361.91	15680.00	1.18	
6	<pre>void complex2hermitian_kernel<hip_vector (callbacktype)0,="" 1u,="" _type,="" false="">(unsig ned int, unsigned int, unsigned int,</hip_vector></pre>	3200.00	51184647.00	15995.20	17920.00	1.03	
7	<pre>void transpose_kernel&lt;64u, 16u, interlea ved, interleaved, (TransposeDim)0, 2, 1, false, false, (CallbackType)0, false</pre>	1080.00	31843881.00	29485.08	28000.50	0.64	
8	fsc\$fsc_mod_\$ck_L137_1_cce\$noloop\$form.k d	3200.00	29466737.00	9208.36	9440.00	0.59	
9	ftinv\$ftinv_mod_\$ck_L119_1_cce\$noloop\$fo rm.kd	3200.00	19460613.00	6081.44	6560.00	0.39	

20<sup>th</sup> ECMWF Workshop on High Performance Computing, Bologna, Italy, October 2023

[Public]

Index	Metric	Value	Unit	Peak	PoP	Omninerf CLL, Sneed of Ligh
2.1.0	VALU FLOPs	0.10	Gflop	23936.0	0.0	Omniperf CLI : Speed-of-Ligh
2.1.1	VALU IOPs	2.41	Giop	23936.0	0.01	
2.1.2	MFMA FLOPs (BF16)	0.00	Gflop	191488.0	0.0	(Pre ASRE1B Fix)
.1.3	MFMA FLOPs (F16)	0.00	Gflop	191488.0	0.0	<b>x</b> <i>y</i>
.1.4	MFMA FLOPs (F32)	0.00	Gflop	47872.0	0.0	empire of enelyzed in your lands (emissional (mi 200 (
2.1.5	MFMA FLOPs (F64)	0.00	Gflop	47872.0	0.0	omniperf analyze -p workloads/original/mi200/
2.1.6	MFMA IOPs (Int8)	0.00	Giop	191488.0	0.0	
.1.7	Active CUs	2.00	Cus	110.0	1.82	<ul> <li>Terrible usage of GPU Compute Units (CUs)</li> </ul>
.1.8	SALU Util	0.00	Pct	100.0	0.0	
.1.9	VALU Util	0.03	Pct	100.0	0.03	
1.10	MFMA Util	0.00	Pct	100.0	0.0	
.1.11	VALU Active Threads/Wave	49.93	Threads	64.0	78.02	
.1.12	IPC - Issue	1.00	Instr/cycle	5.0	20.0	
.1.13	LDS BW	0.41	Gb/sec	23936.0	0.0	
2.1.14	LDS Bank Conflict	0.00	Conflicts/access	32.0	0.0	
.1.15	Instr Cache Hit Rate	100.00	Pct	100.0	100.0	
2.1.16	Instr Cache BW	0.77	Gb/s	6092.8	0.01	
2.1.17	Scalar L1D Cache Hit Rate	71.56	Pct	100.0	71.56	
2.1.18	Scalar L1D Cache BW	0.00	Gb/s	6092.8	0.0	
2.1.19	Vector L1D Cache Hit Rate	14.29	Pct	100.0	14.29	
2.1.20	Vector L1D Cache BW	15.97	Gb/s	11968.0	0.13	
2.1.21	L2 Cache Hit Rate	60.27	Pct	100.0	60.27	
2.1.22	L2-Fabric Read BW	2.89	Gb/s	1638.4	0.18	Tarrible I 2 Deed/M/rite Deedwidth
2.1.23	L2-Fabric Write BW	3.55	Gb/s	1638.4	0.22	Terrible L2 Read/Write Bandwidth!
2.1.24	L2-Fabric Read Latency	296.99	Cycles			
2.1.25	L2-Fabric Write Latency	151.59	Cycles			
.1.26	Wave Occupancy	2.47	Wavefronts	3520.0	0.07	Terrible Wave Occupancy!
.1.27	Instr Fetch BW	0.39	Gb/s	3046.4	0.01	
2.1.28	Instr Fetch Latency	16.00	Cycles			

## eed-of-Light **B** Fix)

'original/mi200/ -b 2 -k 0

together we advance\_

andwidth! 20<sup>th</sup> ECMWF Workshop on High Performance Computing, Bologna, Italy, October 2023

1d11:52:52 · 918 137 000

ĭ =

#### **First Order Optimizations**

- Same hipMemcpy operation is happening twice!
- TRGTOL\_mod.F90 :
  - data transpose computation

00:00:00

• Only has a GPU aware MPI implementation


00:00:04

00:00:06

• Issue for OpenACC and OpenMP<sup>®</sup> implementations

00:00:02

. . .



Thread 10008 ✓ CPU HIP API 2 ∧ GPU4 10 Thread 0 ftdir\$... Thread 1 Thread 2 Thread 3 COPY 1 ∧ Markers and Ranges 0 DIR\_TRANS\_CTL FTDIR\_CTL TRLTOM LTDIR\_CTL C... LTDIR CTL Thread 10008 TRGTOL Unpack


00:00:08


20th ECMWF Workshop on High Performance Computing, Bologna, Italy, October 2023

#### **First Order Optimizations**

#### Add a <u>GPU implementation</u> of TRGTOL\_MOD.F90

- Implement compute expensive loops on device
- Eliminate hipMemcpys
- OpenACC and OpenMP<sup>®</sup> achieve nearly identical performance






together we advance\_

20th ECMWF Workshop on High Performance Computing, Bologna, Italy, October 2023

#### **Second Order Optimizations**



TRGTOL : "transpose" kernel with

20th ECMWF Workshop on High Performance Computing, Bologna, Italy, October 2023

#### **Second Order Optimizations**

- Swap the DO Loop Ordering of the 2 innermost loops
  - This will impact the L2 Cache Read/Write performance from HBM
  - Could this have other impacts?

<pre>!\$OMP&amp; SHARED(NGPBLKS,I !\$OMP&amp; LLUV,LLGF !\$OMP&amp; IUVPARS,J DO JBLK=1,NGPBLKS DO JFLD=1,IFLDS DO JKL=1, JK_MAX IFIRST = IGPTRSEN ILAST = IGPTRSEN JK = JKL+IFIRST-1 IF(IFIRST &gt; 0 AA IPOS = INDOFF_M KPOS = KINDEX[1 IFLD = IFLDOFF( IF(LLUV(IFLD)) PGLAT(JFLD,KF ELSEIF(LLGP3A(1 PGLAT(JFLD,KF ELSEIF(LLGP3B(1 PGLAT(JFLD,KF))</pre>	D(2,JBLK,MYSETW) JD. JK <= ILAST) THEN IYPROC+IGPTROFF(JBLK)+JKL POS) JFLD) THEN POS) = PGPUV(JK,IUVLEVS(IFLD),IUVPARS(IFLD),JBLK) FUD) THEN POS) = PGP2(JK,IGP2PARS(IFLD),JBLK) FLD)) THEN POS) = PGP3A(JK,IGP3ALEVS(IFLD),IGP3APARS(IFLD),JBLK)	<pre>!\$OMP&amp; SHARE !\$OMP&amp; !\$OMP&amp; !\$OMP&amp; DO JBLK=1,NG DO JKL=1, DO JFLD= IFIRST ILAST JK = J IF(IFI IPOS KPOS IFLL IF(L IF(L PG ELSE PG ELSE PG ELSE</pre>	JK_MAX b=1,IFLDS T = IGPTRSEND(1,JBLK,MYSETW) '= IGPTRSEND(2,JBLK,MYSETW) JKL+IFIRST-1 PIRST > 0 .AND. JK <= ILAST) THEN DS = INDOFF_MYPROC+IGPTROFF(JBLK)+JKL DS = KINDEX(IPOS) D = IFLDOFF(JFLD) (LUV(IFLD)) THEN 'GLAT(JFLD,KPOS) = PGPUV(JK,IUVLEVS(IFLD),IUVPARS(IFLD),JBLK) EIF(LLGP2(IFLD)) THEN 'GLAT(JFLD,KPOS) = PGP2(JK,IGP2PARS(IFLD),JBLK) EIF(LLGP3A(IFLD)) THEN 'GLAT(JFLD,KPOS) = PGP3A(JK,IGP3ALEVS(IFLD),IGP3APARS(IFLD),JBLK) EIF(LLGP3B(IFLD)) THEN 'GLAT(JFLD,KPOS) = PGP3B(JK,IGP3BLEVS(IFLD),IGP3BPARS(IFLD),JBLK) EIF(LLGP3B(IFLD)) THEN 'GLAT(JFLD,KPOS) = PGP3B(JK,IGP3BLEVS(IFLD),IGP3BPARS(IFLD),JBLK) EIF(LLGP3B(IFLD)) THEN 'GLAT(JFLD,KPOS) = PGP3B(JK,IGP3BLEVS(IFLD),IGP3BPARS(IFLD),JBLK) 'F
		Original	DO Loop SWAP
	Mean Kernel Execution Time	9.33 ms	4.24 ms

#### **Omniperf CLI : Multiple run comparison**

#### omniperf analyze -p workloads/run1/mi200/ -k 1 -p workloads/run2/mi200/ -k 6 -b 2


Index	Metric	Value	Value	Unit	Peak	Peak	PoP	РоР
2.1.0	VALU FLOPs	18.72	42.29 (125.92%)	Gflop	23936.0	23936.0 (0.0%)	0.08	0.18 (120.86%)
2.1.1	VALU IOPs	481.86	1303.47 (170.51%)	Giop	23936.0	23936.0 (0.0%)	2.01	5.45 (170.93%)
2.1.7	Active CUs	110.0	110.0 (0.0%)	Cus	110.0	110.0 (0.0%)	100.0	100.0 (0.0%)
2.1.8	SALU Util	2.65	6.26 (136.32%)	Pct	100.0	100.0 (0.0%)	2.65	6.26 (136.32%)
2.1.9	VALU Util	6.26	16.67 (166.35%)	Pct	100.0	100.0 (0.0%)	6.26	16.67 (166.35%)
2.1.10	MFMA Util	0.0	0.0 (nan%)	Pct	100.0	100.0 (0.0%)	0.0	0.0 (nan%)
2.1.11	VALU Active Threads/Wave	64.0	55.65 (-13.05%)	Threads	64.0	64.0 (0.0%)	100.0	86.95 (-13.05%)
2.1.12	IPC - Issue	0.98	0.98 (-0.16%)	Instr/cycle	5.0	5.0 (0.0%)	19.52	19.57 (0.25%)
2.1.11	VALU Active Threads/Wave	64.0	55.65 (-13.05%)	Threads	64.0	64.0 (0.0%)	100.0	86.95 (-13.05%)
2.1.12	IPC - Issue	0.98	0.98 (-0.16%)	Instr/cycle	5.0	5.0 (0.0%)	19.52	19.57 (0.25%)
2.1.15	Instr Cache Hit Rate	100.0	100.0 (-0.0%)	Pct	100.0	100.0 (0.0%)	100.0	100.0 (-0.0%)
2.1.16	Instr Cache BW	218.35	561.5 (157.16%)	Gb/s	6092.8	6092.8 (0.0%)	3.58	9.22 (157.43%)
2.1.17	Scalar L1D Cache Hit Rate	100.0	100.0 (-0.0%)	Pct	100.0	100.0 (0.0%)	100.0	100.0 (-0.0%)
2.1.18	Scalar L1D Cache BW	65.47	157.47 (140.52%)	Gb/s	6092.8	6092.8 (0.0%)	1.07	2.58 (141.54%)
2.1.19	Vector L1D Cache Hit Rate	45.91	49.24 (7.26%)	Pct	100.0	100.0 (0.0%)	45.91	49.24 (7.26%)
2.1.20	Vector L1D Cache BW	630.67	1630.31 (158.5%)	Gb/s	11968.0	11968.0 (0.0%)	5.27	13.62 (158.49%)
2.1.21	L2 Cache Hit Rate	30.21	94.65 (213.29%)	Pct	100.0	100.0 (0.0%)	30.21	94.65 (213.29%)
2.1.22	L2-Fabric Read BW	33.39	42.4 (26.99%)	Gb/s	1638.4	1638.4 (0.0%)	2.04	2.59 (26.86%)
2.1.23	L2-Fabric Write BW	137.73	42.3 (-69.29%)	Gb/s	1638.4	1638.4 (0.0%)	8.41	2.58 (-69.3%)

Big improvement in VALU IOPs and utilization!



#### **Omniperf GUI**

ssh -L 8050:login2:8050 mullowne@login2.crusher.olcf.gov
omniperf analyze -p workloads/MY\_PROFILE/mi200/ --gui
view in browser at https://127.0.0.1:8050/



#### Original

Although INT32 ops increased by 15%, the INT32 processing rate increased by 170%!

DO Loop Swap



World's first APU accelerator for AI and HPC

MDC Next-Gen Accelerator Architecture

LIFFERER FEE



**128** GB нвмз 5nm and 6nm Process Technology



20th ECMWF Workshop on High Performance Computing, Bologna, Italy, October 2023


T

#### **MI300A Impact on ECTrans**

- GPU/CPU computations can use the same, system-allocated memory
- OpenMP<sup>®</sup> MAP, ALLOC, ... will effectively become No-Ops
  - Double memory and data movement hits associated with Apps that use HIP API will be eliminated
  - Backward-compatibility and performance advantages are built into the Compiler design

Timelines on MI250X show large regions where the device is unused

- In each case, large data transfers before and after.
- These transfers disappear with OpenMP<sup>®</sup> Offload on MI300A!



together we advance\_

[Public]

## Summary

- AMD-ECMWF collaboration is a long-term engagement
- AMD profiling tools can be used effectively to accelerate key regions of offloaded code
  - ... even for people without significant knowledge of a codebase
- MI300A offers a high potential for additional GPU acceleration, while continuing
  - code portability
  - backward compatibility

# [Public] Disclaimer

The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions, and typographical errors. The information contained herein is subject to change and may be rendered inaccurate for many reasons, including but not limited to product and roadmap changes, component and motherboard version changes, new model and/or product releases, product differences between differing manufacturers, software changes, BIOS flashes, firmware upgrades, or the like. Any computer system has risks of security vulnerabilities that cannot be completely prevented or mitigated. AMD assumes no obligation to update or otherwise correct or revise this information. However, AMD reserves the right to revise this information and to make changes from time to time to the content hereof without obligation of AMD to notify any person of such revisions or changes.

THIS INFORMATION IS PROVIDED 'AS IS." AMD MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE CONTENTS HEREOF AND ASSUMES NO RESPONSIBILITY FOR ANY INACCURACIES, ERRORS, OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION. AMD SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL AMD BE LIABLE TO ANY PERSON FOR ANY RELIANCE, DIRECT, INDIRECT, SPECIAL, OR OTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION CONTAINED HEREIN, EVEN IF AMD IS EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Third-party content is licensed to you directly by the third party that owns the content and is not licensed to you by AMD. ALL LINKED THIRD-PARTY CONTENT IS PROVIDED "AS IS" WITHOUT A WARRANTY OF ANY KIND. USE OF SUCH THIRD-PARTY CONTENT IS DONE AT YOUR SOLE DISCRETION AND UNDER NO CIRCUMSTANCES WILL AMD BE LIABLE TO YOU FOR ANY THIRD-PARTY CONTENT. YOU ASSUME ALL RISK AND ARE SOLELY RESPONSIBLE FOR ANY DAMAGES THAT MAY ARISE FROM YOUR USE OF THIRD-PARTY CONTENT.

© 2023 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, ROCm, Radeon, Radeon Instinct and combinations thereof are trademarks of Advanced Micro Devices, Inc. in the United States and/or other jurisdictions. Other names are for informational purposes only and may be trademarks of their respective owners.

The OpenMP name and the OpenMP logo are registered trademarks of the OpenMP Architecture Review Board.

HPE is a registered trademark of Hewlett Packard Enterprise Company and/or its affiliates.

# AMDJ

20th ECMWF Workshop on High Performance Computing, Bologna, Italy, October 2023